Trending
See what the GitHub community is most excited about today.
-
The root repo for lowRISC project and FPGA demos.
-
SCR1 is an open-source RISC-V compatible MCU core
-
training labs and examples
-
A Verilog synthesis flow for Minecraft redstone circuits
-
Contains the code examples from The UVM Primer Book sorted by chapters.
-
-
Ultimate multigame cartridge for Nintendo Famicom
-
Reference examples and short projects using UVM Methodology
-
RISC-V CPU Core
-
Source code repo for UVM Tutorial for Candy Lovers
-
a playground for xilinx zynq fpga experiments
-
Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs
-
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
-
-
RISC-V port to Parallella Board
-
openHMC - an open source Hybrid Memory Cube Controller
-
Examples and reference for System Verilog Assertions
-
Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow
-
UVM agents
-
SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)
-
a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
-
Advanced Encryption Standard (AES) SystemVerilog Core
-
An attribute grammar-based programming language for composable language extensions
-
ReconOS - Operating System for Reconfigurable Hardware
-
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
