Trending in open source
See what the GitHub community is most excited about today.
Sign up for free to get started
-
VerticalResearchGroup / miaow
An open source GPU based off of the AMD Southern Islands ISA.
Verilog • Built by
-
kramble / FPGA-Litecoin-Miner
A litecoin scrypt miner implemented with FPGA on-chip memory.
Verilog • Built by
-
marmolejo / zet
Open source implementation of a x86 processor
Verilog • Built by
-
zhemao / ez8
The Easy 8-bit Processor
OCaml • Built by
-
parallella / oh
Open hardware library for chip and FPGA designers (verilog)
Verilog • Built by
-
m-labs / milkymist
SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU
Verilog • Built by
-
openrisc / mor1kx
mor1kx - an OpenRISC 1000 processor IP core
Verilog • Built by
-
NetFPGA / netfpga
NetFPGA 1G infrastructure and gateware
Verilog • Built by
-
gardners / c65gs
FPGA-based C64 Accelerator / C65 like computer
Verilog • Built by
-
Arlet / verilog-6502
A Verilog HDL model of the MOS 6502 CPU
Verilog • Built by
-
ngzhang / Icarus
DUAL Spartan6 Development Platform
Verilog • Built by
-
brianbennett / fpga_nes
FPGA-based Nintendo Entertainment System Emulator
Verilog • Built by
-
analogdevicesinc / hdl
HDL libraries and projects
Verilog • Built by
-
jmahler / mips-cpu
MIPS CPU implemented in Verilog
Verilog • Built by
-
andrejbauer / Homotopy
Homotopy theory in Coq.
Verilog • Built by
-
jamieiles / oldland-cpu
Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
Verilog • Built by
-
dtysky / FPGA-Imaging-Library
An open source library for image processing on FPGA.
Verilog • Built by
-
openrisc / orpsoc-cores
Core description files for FuseSoC
Verilog • Built by
-
teknohog / Xilinx-Serial-Miner
Bitcoin miner for Xilinx FPGAs
Verilog • Built by
-
strigeus / fpganes
NES in Verilog
Verilog • Built by
-
m-labs / lm32
LatticeMico32 soft processor
Verilog • Built by
-
maidenone / ORGFXSoC
An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)
Verilog • Built by
-
tkimva / ucr-eecs168
EECS168 Introduction to VLSI Design Winter 2016 @ UCR
Verilog • Built by
-
ucb-bar / fpga-zynq
Support for Rocket Chip on Zynq FPGAs
Verilog • Built by
-
veripool / verilog-mode
Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.
Verilog • Built by
