¶óÀ̺귯¸® ÀÛ¼º
¶óÀ̺귯¸® Æú´õÀÇ ÀÛ¼º
¶óÀ̺귯¸® º¹»ç ( Copy )
¶óÀ̺귯¸® ºÎǰÀÇ »èÁ¦ ( Remove )
¶óÀ̺귯¸® ºÎǰ¸í º¯°æ ( Rename )
¶óÀ̺귯¸® ºÎǰ º¹»ç ( Copy & Paste )
ÆÐŰÁö(package)°¡ ´Ù¸¥ ºÎǰ ¼³Á¤ ( Variant )
¸íĪÀÌ ´Ù¸¥ ºÎǰ ¼³Á¤ ( Technologies )
½Å±Ô ºÎǰ ÀÛ¼º ( Symbol, Grid, Wire, Text, Pin, Name, Package, Pad, Device )
Àü¿ø£¬Á¢Áö ºÎǰ ÀÛ¼º
Àü¿øºÎǰ(ÇÉ ¾øÀ½) ÀÛ¼º
Á¢ÁöºÎǰ(ÇÉ ¾øÀ½) ÀÛ¼º
Àü¿øºÎǰ(ÇÉ ÀÖÀ½) ÀÛ¼º
Á¢ÁöºÎǰ(ÇÉ ÀÖÀ½) ÀÛ¼º

ȸ·Îµµ ÀÛ¼º
ºÎǰ Ãß°¡ ( Add )
±â´É Á¤Áö ( Cancel )
ȸé ÀçÇ¥½Ã ( Fit, In, Out, Redraw, Select )
ºÎǰ »èÁ¦ ( Delete )
ºÎǰ À̵¿ ( Move )
IC Àü¿ø£¬Á¢Áö Ãß°¡ ( Invoke )
ºÎǰ ȸÀü ( Rotate )
IC ÇÉ À§Ä¡¸¦ ¼·Î ¹Ù²Û´Ù ( Pinswap )
ºÎǰ °ª ¼³Á¤ ( Value )
ºÎǰ À̸§ ¼³Á¤ ( Name )
ºÎǰ À̸§/°ªÀÇ À§Ä¡ º¯°æ ( Smash )
Wire·Î ¹è¼± ( Wire )
Á¤º¸ Ç¥½Ã ( Info )
¹è¼± Á¢¼Ó ¸¶Å©(mark) ( Junction )
ȸ·Î ¿¡·¯ °Ë»ç ( ERC : Electrical Rule Check )
ÆÐÅÏ(pattern)ÀÇ µÎ²²¸¦ ¼³Á¤ ( Class, Net )
Àü¿ø¼±£¬Á¢Áö¼±¿¡ ±âÈ£¸¦ »ç¿ëÇÑ´Ù
¿©·¯ ¹è¼±À» ´ÜÀ¸·Î ¹´Â´Ù ( Bus )

º¸µå(ÆÐÅÏ) ÀÛ¼º
ÇÁ¸°Æ® ±âÆÇÀÇ Å©±â ¼³Á¤ ( Dimension )
¹è¼± ¼³Á¤ °Ë»ç ( DRC:Design Rule Check )
ºÎǰ À̸§/°ªÀÇ Ç¥½Ã Á¦¾î ( Display )
ÀÚµ¿ ¹è¼± ( Auto )
À̸§ÀÇ À§Ä¡ º¯°æ ( Move, Rotate, Smash )
ÆÐÅÏÀ» ¹è¼± Àü »óÅ·ΠÀüȯ (Ripup) ( Ripup )
ÆÐÅÏ ¼öµ¿ ÀÛ¼º ( Route, Ripup )
ÆÐÅÏ ¼öÁ¤ ( Move, Split )
¹è¼±¸é ÆÐÅϸ¸À» ÀÛ¼º ( Preferrd Directions )
ÆÐÅÏ Ã¼Å© ( Show )
ÆÐÅÏ ±×¶ó¿îµå ¸¶Å· ( Polygon, Ratsnest, Ripup )
½ÇÅ©Àμ⠼±ÀÇ µÎ²² ( silkwidth.ulp )
|